HDL Verifier™ Support Package for Intel^®FPGA Boardscontains the board definition files for FPGA-in-the-Loop (FIL) simulation with HDL Verifier and supported Intel FPGA and SoC FPGA boards. With FIL simulation, use MATLAB^®or Simulink^®to test designs in real hardware for any existing HDL code. FPGA Data Capture support lets you observe signals from your design in MATLAB or Simulink while the design is running on the Intel FPGA or SoC FPGA. Using AXI Manager, you can read from or write to on-board memory locations from MATLAB or Simulink.