

Ultra Electronics Holdings plc

The Ultra approach to Model Based Design for safety-critical FPGAs

MATLAB Expo 2018

Process Justin Lennox

FPGA David Amor



Ultra Electronics Holdings plc

About Ultra Electronics PMES

Justin Lennox



PMES scope of supply

Submarine example

Electrolyser PSU

Rod control gear

Pressuriser heater controller

Distribution system

Motor and drive systems

Control consoles

EM signature management, Corrosion protection & Active shaft-grounding

Lube oil inverter


Power converters

Ultra Electronics Holdings plc

The Ultra approach to Model-Based Design

Applying the MBD process

Justin Lennox



Model Based Design

What and why

- From MathWorks®:


“In Model-Based Design, a system model is at the center of the development process, from requirements development, through design, implementation, and testing.”

- Helps us deal with complexity
- Can test requirements early
- Makes dealing with change easier
- Get things [more] right first time

System design process

Today's focus

- Use of MBD
 - From requirements to realisable modules
 - Increasing cost of bugs
- Supporting functions
 - Design assurance for high integrity systems
 - Long term support



Traditional design process

Pros and cons

Pros	Cons
Everything is written down	Misinterpretation of requirements possible
Documentary evidence easily available	Easy to overlook gaps, contradictions or emergent behaviours in requirements
No expensive tools needed (documents and spreadsheets)	Bugs may only be identified during hardware testing (exponential cost)

Model Based Design

Is it the whole answer?

- No interpretation of requirements (Executable models describe the requirements and design)
- Requirements can be tested/verified throughout – problems found early




But...

- Need documentation for design assurance
 - Evidence that the system is well defined
 - Evidence for rigorous process
- Need documentation for long term support
 - Design decisions, rationale
- Need to make information available to everyone on the team
 - (Not just those with modelling environment)




Supporting activities



Requirements management

Test cases tie everything together




- Functional customer requirements have test cases assigned
- Pass fail criteria for test cases are provided by customer or derived requirements
- Where possible, simulation test cases should match lab tests

Worked Example

Motor converter


- Requirements captured as a model
- Broken down into functional blocks and modules
- Need some idea of how the equipment will be physically built
- Verification takes place at each layer



Layer 1 – Requirements model

Requirements capture and feedback


- Functional requirements turned into a Simulink® model
 - Floating point, variable step size
 - Use most convenient tools (Simulink, Stateflow, MATLAB code blocks)
 - Use referenced model to allow use in different testbenches
- Important to feed back at this stage! Iterate to remove:
 - Contradictory requirements
 - Undefined area of operation
 - Unforeseen behaviours
- Design decisions and assumptions recorded and brought off by stakeholders as required
- Move equipment with controllers to the next layer



Layer 1 – Requirements model


Testbench

- Testbench built from requirements by independent engineer
- Tests only affect the external interfaces
- Good idea to automate testbench
 - Allows easy regression testing
 - Automated report generation
- Source control - critical to have confidence & transparency in generated results




Layer 2 – Equipment model

- Requirements model broken up into individual equipment
- Interfaces between equipment in the system defined at this stage
 - Trivial in this example but can be complex when multiple equipment with controllers exist in the system!
- Testing can now exercise interfaces between equipment
- Move control system(s) to next layer




Layer 3 - Control system model

- Control system broken out from other subsystems
- Control system interfaces defined and tested at this stage
- The control system is tested and verified




Layer 4 – Functional block models

- Set of functional block models created
- Interfaces between each functional block defined
- Functional blocks tested



Layer 5 – Modules assigned to FPGAs

- Modules that make up each functional block assigned to FPGAs
- Model converted to use fixed point maths (if not already done)
- Interfaces between each module defined
- Bit interfacing for fixed point model.
- At some point need to get to fixed step.




Ultra Electronics Holdings plc

FPGA

Development in a MathWorks Environment

With alignment to IEC61508

David Amor



10 years with MathWorks


The mechanics of FPGA production

1. Tool: Simulink fixed solver discrete step
 2. Design: Schematics for Architecture
 3. Design: **Embedded MATLAB (EML)**
 4. Design: Stateflow
 5. Design: Using Buses
 6. Design: Reuse - Model References, libraries
 7. Tool: Scripting (**Hardware Description Language**) HDL generation
 8. Tool: Projects and change control with (**Subversion**) SVN with Jira
 9. V&V: Test benching and **Model** coverage
 10. V&V: Co-simulation of generated HDL and **Code** coverage
-

Simulink fixed solver discrete step

Fixed clock period for synchronous designs


Ensure consistent
Results when co-simulating



Schematics for Architecture

Architecture describes the signal flow between functional blocks


- Mixture of:
- EML
- Subsystems
- Model references
- Libraries



Embedded MATLAB (EML)

Persistence, if isempty(foo), (:), fixdt

Fixed point data types, Controlling data type bits
The reshape “(:)” operator, Code of practice naming.



```

1 function cnt_r_so = counter_eml(end_value_si)
2 %#codegen
3 % Counter An 8bit counter that terminates
4 % at "end_value_si" - resetting to 0
5
6 % Declare signals
7 persistent cnt_r_s
8
9 % Reset
10 if isempty(cnt_r_s)
11     cnt_r_s = fi(0,0,8,0);
12 end
13
14 % Define outputs
15 cnt_r_so = fi(0,0,8,0);
16
17 % Assign outputs
18 cnt_r_so(:) = cnt_r_s;
19
20 % The actual function
21 if cnt_r_s >= end_value_si
22     cnt_r_s(:) = cnt_r_s + 1;
23 else
24     cnt_r_s(:) = 0;
25 end
    
```

Stateflow

Code diversity for IEC61508 – removing common mode failures

Enforced state machine heterogeneity with equivalent functionality.

e.g. Control / Protection relationship: defensive and diverse code.


State flow is synthesizable with caveats

State flow is easier to visualise at simulation time

```

49 - switch state_s
50
51 - case 0 % awaiting start (incl intermessage gap)
52
53 -     if start_si == 1
54 -         % (Skip intermessage gap)
55 -         state_s(:) = state_s + 1;
56 -     end
57
58 - case 1 % intermessage gap
59
60 -     if sck_tick_si == 1 % serial interface clock
61 -         train_sd_s(:) = 1;
62 -     end
63
64 -     if inter_msg_cnt_s > 0
65 -         busy_s(:) = 1;
66
67 -         if sck_tick_si == 1
68 -             inter_msg_cnt_s(:) = inter_msg_cnt_s - 1;
69 -         end
70
71 -     elseif inter_msg_cnt_s == 0

```



Using Buses

Tidy schematics and ease of signal maintenance

mat file for bus definition when traversing reference model

Reading / writing to bus from EML:


Help checker by constraining the port to use the bus definition in the ports and data manager:

StartFrame_so	Output 11	Inherit: Same as Simulink	StartFrame
DataFrame_so	Output 12	Bus: StartFrame	DataFrame
	Output 13	Bus: DataFrame	DataFrame

EML uses dot notation to drill into busses

e.g. Writing: `StartFrame.Char2 = fi(85,0,8,0);`

Reading: `crc_s = EndFrame.Char7;`



Model References, libraries

Reusability and module level testing

Division of architecture allowing reuse and easier testing

Four types of 'code'

1. None repeating

2. Library

Project specific

e.g. proprietary serial interface


3. Common functional block

standalone function:


multiplier, metafilter etc

4. Design patterns

Common approach to solving a design problem



Design pattern: Multiplex



Manual HDL generation

VHDL Output

Model Configuration parameters (cog)
“HDL Code Generation” -> Generate

The screenshot shows the 'HDL Code Generation' section of the Model Configuration Parameters dialog. The 'Target' section is set to 'control' for 'Generate HDL for', 'VHDL' for 'Language', and 'hdlsrc' for 'Folder'. Under 'Code generation output', 'Generate HDL code' is checked. Under 'Code generation report', several reports are unchecked. The 'Generate' button is visible at the bottom.

The screenshot shows the 'HDL Code Generation' section of the Configuration Parameters dialog. The 'Global Settings' tab is active. Under 'RTL Annotations', 'Use Verilog timescale directives', 'Inline VHDL configuration', 'Concatenate type safe zeros', 'Emit time/date stamp in header', and 'Include requirements in block comments' are all checked. Under 'RTL Customizations', 'Initialize all RAM blocks' is checked, and 'RAM Architecture' is set to 'RAM with clock enable'. Under 'RTL Style', 'Use *rising edge/falling edge* style for registers' is unchecked. The 'Generate' button is visible at the bottom.

Resulting VHDL

Comparison of Matlab code with VHDL output

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY counter_eml IS
  PORT( clk_si      : IN    std_logic;
        resetn_si   : IN    std_logic;
        end_value_si : IN    std_logic_vector(7 DOWNTO 0); -- uint8
        cntr_so     : OUT   std_logic_vector(7 DOWNTO 0)  -- uint8
        );
END counter_eml;

ARCHITECTURE rtl OF counter_eml IS

  -- Signals
  SIGNAL end_value_si_unsigned : unsigned(7 DOWNTO 0); -- uint8
  SIGNAL cntr_so_tmp          : unsigned(7 DOWNTO 0); -- uint8
  SIGNAL cntr_s               : unsigned(7 DOWNTO 0); -- ufix8
  SIGNAL cntr_s_next         : unsigned(7 DOWNTO 0); -- ufix8
```

Projects and change control with (Subversion) SVN with Jira


Integrated change tracking

Simulink Projects:

Primarily projects enable correct path to reference model / scripts etc

Jira:

Jira is a task tracking system that can be integrated with SVN.



Name	Status	SVN	Revision	Date Mod...
.SimulinkProject		■	2	1/10/2018 ...
models	✓	■	2	1/10/2018 ...
AnalogControl...	✓	■	2	1/10/2018 ...
f14_airframe.slx	✓	■	2	1/10/2018 ...
tests	✓	■	2	1/10/2018 ...
f14_airframe_te...	✓	■	2	1/10/2018 ...
utilities	✓	■	2	1/10/2018 ...

SVN (Subversion):



SVN is a versioning and change control system that is integrated with MATLAB.

Test benching and Model coverage

Test metric

V&V (Verification and Validation)


Model coverage is a hint to code coverage - but quicker



Co-simulation of generated HDL and Code coverage

Simulate generated HDL to confirm clock-by-clock equivalence of model.

Confirmation that VHDL = model & code coverage



Results: Future

Plans for Matlab/Simulink

- Rules based auto checking code to reduce code review time
- Investigate “continual integration” compatibility with Simulink
- Leverage toolboxes
 - Simulink test toolbox
 - Parallel toolbox
 - DSP toolbox
 - Unknown toolbox still under development...

Results: Challenges

with Matlab/Simulink

- Scopes – not designed for timing diagrams / logic
- Bidirectional port simulation
- Slow simulation – single threading (inherent)
- Functional debug requires systems engineer – shortcoming of model based design but also an advantage as this means more feedback on system level design.
- Recruiting engineers that have experience with HDL Coder.
- Single source design entry tool

Results: Benefits of using Matlab/Simulink

- Consistent design-flow from conception to implementation using the same language.
- Reduced rework – Reduced misinterpretation & Unexpected emergent behaviour is observed earlier
- Its easier to update the FPGA and prove that the system requirements are still met.

Anecdotally:

- Extremely complex motor control system with almost no lab issues.
- Customer revision of requirements within months of project kick off.

Ultra Electronics | PMES

Questions

DEFENCE

SECURITY

TRANSPORT

ENERGY

