HDL-Optimized System Design
Choose algorithms for wireless communications hardware system design
These blocks implement hardware-friendly architectures and support HDL code generation when used with HDL Coder™. The blocks use a streaming sample interface with a bus for related control signals.