Decrease real-world value of signal by one, but only to zero - Simulink - 万博1manbetx,s manbetx 845,万博尤文图斯

库:
Simulink / Additional Math & Discrete / Additional Math: Increment - Decrement

Ports

Input

expand all

`Port_1`— Input signal
scalar | vector | matrix

Input signal, specified as a scalar, vector, or matrix.

Data Types:single|double|int8|int16|int32|int64|uint8|uint16|uint32|uint64|固定点

Output

expand all

`Port_1`— Output signal
scalar | vector | matrix

Output is the real-world value of the input signal decreased by one. The output never goes below zero. The output has the same data type and dimensions as the input.

Data Types:single|double|int8|int16|int32|int64|uint8|uint16|uint32|uint64|固定点

Model Examples

Increment and Decrement Real-World Values

Increase and decrease the real-world value of a signal using the Increment Real World, Decrement Real World, Decrement Time To Zero, and Decrement To Zero blocks.

Open Model

Block Characteristics

Data Types	`double`\|`固定点`\|`integer`\|`single`
Direct Feedthrough	`no`
Multidimensional Signals	`no`
Variable-Size Signals	`no`
Zero-Crossing Detection	`no`

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

The code generator does not explicitly group primitive blocks that constitute a nonatomic masked subsystem block in the generated code. This flexibility allows for more efficient code generation. In certain cases, you can achieve grouping by configuring the masked subsystem block to execute as an atomic unit by selecting the治疗作为原子单元option.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

HDL Coder™ provides additional configuration options that affect HDL implementation and synthesized logic.

HDL Architecture

This block has a single, default HDL architecture.

HDL Block Properties

ConstrainedOutputPipeline	Number of registers to place at the outputs by moving existing delays within your design. Distributed pipelining does not redistribute these registers. The default is`0`。有关更多详细信息，请参阅ConstrainedOutputPipeline(HDL Coder)。
InputPipeline	Number of input pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is`0`。有关更多详细信息，请参阅InputPipeline(HDL Coder)。
OutputPipeline	Number of output pipeline stages to insert in the generated code. Distributed pipelining and constrained output pipelining can move these registers. The default is`0`。有关更多详细信息，请参阅OutputPipeline(HDL Coder)。

Decrement To Zero

Description

Ports

Input

`Port_1`— Input signal
scalar | vector | matrix

Output

`Port_1`— Output signal
scalar | vector | matrix

Model Examples

Increment and Decrement Real-World Values

Block Characteristics

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

Fixed-Point Conversion
Design and simulate fixed-point systems using Fixed-Point Designer™.

See Also

Topics

Simulink Documentation

万博1manbetx

Model-Based Design for Embedded Control Systems

Decrement To Zero

Description

Ports

Input

Port_1— Input signalscalar | vector | matrix

Output

Port_1— Output signalscalar | vector | matrix

Model Examples

Increment and Decrement Real-World Values

Block Characteristics

Extended Capabilities

C/C++ Code GenerationGenerate C and C++ code using Simulink® Coder™.

HDL Code GenerationGenerate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

Fixed-Point ConversionDesign and simulate fixed-point systems using Fixed-Point Designer™.

See Also

Topics

Simulink Documentation

万博1manbetx

Model-Based Design for Embedded Control Systems

`Port_1`— Input signal
scalar | vector | matrix

`Port_1`— Output signal
scalar | vector | matrix

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

Fixed-Point Conversion
Design and simulate fixed-point systems using Fixed-Point Designer™.