Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL

버전 1.0.0.0 (473 KB) 작성자: Ali Behboodian
Model-Based Design of a Sigma-Delta ADC, from behavioral model to VHDL code.

다운로드수: 19K

업데이트 날짜:2007/10/1

라이선스 없음

For a full description of the models, refer to the September 2007 MATLAB Digest article.

//www.tianjin-qmedu.com/company/newsletters/digest/2007/sept/sigmadelta.html

We present a series of Simulink models to design a high-level behavioral model of a Sigma-Delta ADC. The high-level behavioral model has an Analog section and a Digital section that comprises a digital filter. We partition the digital filter into three cascade filters that use a total of 10 times less filter coefficients than the original filter. We then elaborate the first filter in the cascade in such a way that it requires no multiplications for implementation. We convert our design to fixed-point. We then proceed to generate VHDL code for our elaborated filter using Simulink HDL coder. This is an example of Model-Based Design.

인용 양식

Ali Behboodian (2022).Sigma-Delta ADC, From Behavioral Model to Verilog and VHDL(//www.tianjin-qmedu.com/matlabcentral/fileexchange/16416-sigma-delta-adc-from-behavioral-model-to-verilog-and-vhdl), MATLAB Central File Exchange. 검색됨.

MATLAB 릴리스 호환 정보
개발 환경: R2007b
모든 릴리스와 호환
플랫폼 호환성
Windows macOS Linux

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!